# Static Analysis Driven Cache Performance Testing

Abhijeet Banerjee S

Sudipta Chattopadhyay

Abhik Roychoudhury

#### **Caches:** Why are they needed ?

#### Caches are used to bridge the performance gap between CPU and DRAM



#### Caches have a significant impact on performance

#### **Impact on performance due to Caches**

Cache Hit occurs when a memory block accessed by the processor is in the cache ...

Otherwise it is a Cache Miss

**Cache Misses** are bad because they negatively impact performance

What kind of memory access patterns leads to substantial cache misses ?

# **Cache Thrashing**

Cache Thrashing occurs when a frequently used cache block is replaced by another frequently used cache block ... as a result lots of Cache Misses



# **Objective of our work**

To develop a test generation framework which aims to report all possible cache performance issues that may exist in some program execution.



# It is not a profiling technique !





#### We reduce the problem of testing cache performance to an equivalent functionality testing problem



# **Static Analysis**



# **Identifying Thrashing Scenarios**



#### Instrumentation

# Encode each thrashing scenario as an assertion at appropriate program location



# **Generating Assertions**



# **Dynamic Exploration**

#### **Exploration is performed to check the violation of** Instrumented assertions No False Positives 20 Instrumented Cases Program Test Cases Instrum Asse

# **Exploration by Greedy Strategy**



 $(x \le 5) \land (y \le 12) \land (z \le 1)$ =>  $\alpha$  assertions checked

Exploration performed using the Control Dependency Graph CDG

#### **Test Generation**





### **Experiments**



#### **Evaluation**



Gives an idea about the thrashing potential for a program, for a given cache configuration

#### **Results – Instruction Caches**



#### **Results - Data Caches**



#### **Observations**

 Programs with lesser number of input dependent paths were explored faster

 For most experiments, only a small fraction of instrumented assertions were violated

 Most assertions were explored early. Shows the goodness of directed search

# **Application:** Design space exploration



### **Application:** Performance Optimization

Can be used to devise improved Cache Locking Techniques



Direct mapped cache m1, m2, m3, m4 conflict in cache

**Traditional Cache Locking** Either lock m1 OR m2 OR m3 OR m4

Conditional Cache Locking Lock m1 OR m2 IF  $z \le 5$ Lock m3 OR m4 IF z > 5

#### **Related Work**



# Conclusion

- A test generation framework that stresses the cache performance of a program
- Key novelty is in the systematic combination of static analysis and dynamic test generation via a set of instrumented assertions

 Applications in Design Space Exploration and Performance Optimization